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1. INTRODUCTION
 
This report describes a prototype signal processor which was
 
developed for.LSI implementation. Succeeding chapters describe the
 
system operational principles, design criteria, schemes for implemen­
tation, and experimental-results obtained with the prototype system.
 
The concluding.chapter summarizes the results and conclusions and
 
discusses the possibilities-for further work. The remainder of this
 
chapter discusses the nature of the particular problem to be solved and
 
outlines the possible.approaches including the one implemented here.
 
First the detection problem under consideration is discussed in the
 
following section.
 
1.1 	 The Signal Detection Problem
 
The typical signal of interest has the mathematical form:
 
S(t) 	 = A(t) cos (2F t + +(t) + 0) (1.1)
 
where A(t) and p(t) correspond to amplitude and phase modulation 
functions, Fc is the carrier frequency, and e is a randomly varying 
phase angle. This signal may represent a sonar or radar return or 
simply a transmitted information symbol. The signal is received with 
background noise, n(t) which is usually assumed to be gaussian and white. 
Typically, s(t) will be in the form of a pulse train, and the problem 
is to determine with low false alarm probability whether or not a pulse 
has occurred on the basis of the results from-measurement of the signal 
plus noise. The processing system typically does not replicate the 
input waveform but rather constructs an output pulse with amplitude 
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sufficiently above the noise level so that the threshold type decision can
 
be uade.
 
The signal input to the processor is of the form:
 
y(t) = s(t) + n(t) (1.2) 
It is well known that the optimum linear detector for implementing the
 
a matched
decision scheme, i.e., maximizing the signal to noise ratio, is 

filter.1 The impulse response for the matched filter is:
 
h(t) = s(t0 - t) (1.3)
 
where t is a time delay implemented in order to make the filter causal,
 
i.e., a physically realizable scheme which does not require an output to
 
occur before the input does.
 
The output of such a filter can be expressed as:
 
r(t) = y(T)h(t - T)di (1.4) 
or 
t 
r(t) = y(t - T)h(i)dI (1.5) 
For a band limited pulse of bandwidth W and time duration T, the matched
 
filter gives the output signal to noise ratio (SNR), X., in terms of the
 
input SNR, Ai, as:
 
(1.6)
x = 2 TW Xi
° 

Since out of band noise can generally be eliminated at the input with a
 
bandpass filter, the input SNR will be inversely proportional to the band­
width W. Therefore the matched filter processor allows the choice of a
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bandwidth to meet other systems requirement without having to pay the
 
penalty of a reduced SNR.
 
The following section discusses some possible approaches to imple­
mentation.
 
1.2 	Methods for Implementation
 
The most straightforward approach for implementing the optimum detector
 
is to design a linear, analog circuit with the impulse response given by
 
(1.3). In practice, the signals which are used result in impulse responses
 
which are too complex for convenient implementation using this approach.
 
All other schemes rely on sampling. The delay line filter is such a
 
scheme. Suppose that the" sampling period is T so that time is given by

S 
tn = 	 n T . In practice the integrals of (1.4) and (1.5) may be carriedns
 
out over a finite time interval for processing a single pulse in y(t).
 
Therefore, the integrals can be approximated as a finite sum of samples.
 
Figure 1.1 illustrate a delay line with each memory location storing one
 
sample with the most recent sample at the right edge of the delay line and
 
samples being propagated to the left, so that the geometry corresponds to
 
a plot of y(tn) with the usual positive axis definition. Tap weights on
 
the line are adjusted according to h(R - mTs) where R is the time length
 
of the delay line and m is the tap location number from the left edge.
 
The CCD delay line is a practical element for constructing the delay
 
line filter. It operates as a sampled data device; however, there is 
no
 
quantization of signal levels within the dynamic range of the the device.
 
The difficulty is in obtaining the taps and physically realizing the tap
 
weights in a manner that is flexible, reasonably accurate, and not bulky
 
And unwieldy.
 
s(to-t)= h 
sC-t) 	 h s(t) 
I .I t 
to 
Delay Line 
Weights)Sample 
Delay Line 	 IN 
Sl 
 ItIIr 
hi
 
Tap d--We i hts 
-
Figure 1.1 	 Illustration of Delay Line Filter Operation and 
Tap Weight Construction. 
Figure implies a shifting .of the signal through the delay line with
 
time.
 
A more generalized concept of a digital signal processor is shown in
 
Figure 1.2. Here the upper memory operates in a serial clocked mode.
 
Diring each clock interval the memory is sensed by nondestructive readout 
(NDRO), and the content of each location is multiplied in a parallel
 
mode with the content of a corresponding fixed (lower) register. All of
 
the products are sumned in parallel. The fixed memory contains the tap
 
weight values. Such an implementation is called a correlator.
 
The difficulty with this concept arises when a large number of
 
quantization levels are involved. If this is the case, then the memory
 
becomes more complex and the digital multiplication and summing for
 
parallel operation requires a large amount of circuitry. Such a scheme
 
may become practical if the signal is quantized to two levels. 2 Recently
 
the use of an exotic analog memory scheme in conjunction with analog CCD
 
delay line memory has been proposed as a simplifying technique avoiding
 
complex digital operations. 3
 
The digital processor implementation is simplified it the multiply
 
and sum operations are done in a serial mode of operation. This mode of
 
operation is illustrated in Figure 1.3. During a sampling interval the
 
signal and reference memories are parallel read (NDRO) into shift regis­
ters. In the ihterim period before the next read operation, i.e., a
 
sample period Ts, the shift registers are read out.serially and the con­
tents multiplied and summed. Figure 1.4 illustrates that only two serial
 
memories are actually required. Here recirculation from the last
 
location on the reference and next to last location on the signal memory
 
accomplishes the function. When the next sample is loaded into the signal
 
memory, all samples shift one location, and the memory is ready for another
 
SERIAL IN 
SIGNAL MEMORY 
I 
 I IPARALLEL
 
IOUT 
-
*PARALLEL IN 
BUFFER MEMORY 
S+ + +1+i OUT= Sxji 
£ 
~yi j 
F ~REFERENCE ME MORY 
Figure 1.2 
Parallel Mode Signal Processor. (Correlator)
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Figure 1.3 Serial Mode Signal Processor. (Correlator)
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Figure 1. 4 Recirculation Principle for Reducing the Memory 
Requirement of the Serial Processor.
 
9 
readout. Figure 1.5 shows a microphotograph of a DELTIC serial memory
 
developed at MSFC during the course of this work. It operates with
 
binary level signals utilizing the principle illustrated in Figure 1.4.
 
Although less hardware is required for the serial processor than for
 
the parallel, it is still a very complex system in term of component
 
count if a large number of quantization levels is to be used. As in all
 
serial vs. parallel digital systems, the reduction in complexity is at
 
the cost of reduced ultimate speed because the serial memory must be
 
exercised at a much higher rate.
 
1.3 The Random Phase Problem
 
All of the preceding schemes will fail if directly applied for signals
 
with a random phase angle 8. Since 8 is an unknown the correct response
 
function or reference signal is not known. For any fixed h(t), the output
 
of the system will vary with the cosine of variations in 0. In practice
 
this would result in fading of the output as 0 varies.
 
Two principles which are used for solving this problem are: (1) a
 
difference frequency scheme, and (2) a quadrature detection scheme. Both
 
methods require that the incoming signal be heterodyned with a reference
 
frequency, and both give an output with rms value independent of 0. The
 
difference frequency scheme will usually require less hardware for
 
implementation. For the processors discussed in the last section, the
 
difference frequency method requires that both the x and y signals be
 
mixed with different LO signals before being loaded into memory. The
 
output is then a modulated carrier signal with the carrier frequency
 
proportional to the difference in the LO frequencies.
 
10 
IAL 
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Figure 1.5 	 Photomicrograph of a DELTIC serial memory.
 
This circuit contains 1230 P1405 transistors
 
for implementing a 200 bit memory with input
 
and output gating. Recirculation principle
gbPAGEhi utilized here is illustrated in Figure 1.4. 
1.4 LSI Implementations
 
Practical signal detectors based on the preceding principles are very
 
complex systems. It is desirable to use LSI techniques for implementation
 
for several reasons: (1) Reliability, (2) Low power requirement, (3) Com­
pactness, and, (4) possible economy. The first three items should result
 
from the application of MOS LSI technology to any of the preceding
 
detection schemes. Economy depends upon design and fabrication complexity
 
and on the volume demand for the product. Demand will be affected in most
 
cases by the versatility of application.
 
From the standpoint of simplicity, each scheme discussed in section
 
(1.2) benefits greatly by using signals with binary .levels. This means
 
that information must be coded in the zero crossings and causes no severe
 
restrictions in most cases. In this case tap weights for a delay line
 
have binary values and the memories required have simple, one-bit words.
 
Multiplication operations can be accomplished with digital gates. If a
 
large number of quantization levels are required, then the CCD tapped
 
delay line realization appears to be the simplest unless precision tap
 
weights are required. A very convenient technique for tapping the CCD
 
delay line with moderate tap weight accuracy was recently reported.4 This
 
involved sensing the charging current to split transfer electrodes and the
 
tap weight is proportional to the relative electrode sizes. Use of CCD's
 
for analog signal and reference memories in the correlator implementations
 
would pose a problem because of the need for refreshing the reference
 
memory, no trivial matter for analog signals. Exotic analog memory tech­
niques, such as the MNOS analog memory, for the reference memory are yet
 
unproved. Also, if analog signals are used then an analog multiplier is
 
12 
also required, which will be difficult to realize if high speed per­
formance, wide dynamic range, and linearity are required.
 
When binary level signals are used, the correlator scheme with
 
signal and reference memories appears to have an advantage over tapped
 
delay line filters. Although binary tap weights are much more simply
 
implemented than analog weights, tap weight adjustment appears to be less
 
convenient and versatile than loading a memory as in the case of the
 
correlator processor.
 
As previously mentioned, the trade-off between parallel and serial
 
mode operation is simplicity vs. speed of operation. Since simplicity is
 
so obviously desirable, it is of interest to estimate the speed limitations
 
for serial mode operation. The limitation can safely be assumed to be due
 
to the serial memory operation. The tradeoff to accommodate a given memory
 
speed capability is between maximum signal bandwidth and processing gain,
 
or maximum signal to noise ratio improvement. This can be shown as follows.
 
Assume that the signal is sampled at the Nyquist rate, i.e., fs = 2 W.
 
Then the number of samples required in memory for signal length of T
 
seconds is:
 
N = f T = 2 WT (1.7) 
The clock rate for the memory for a serial output is:
 
f N f = 2 NW (1.8) 
c S 
Since N = 2 WTr is the maximum signal to noise ratio improvement available,
 
the maximum bandwidth for given f and N is:
 
c
 
W < fc/2 N (1.9) 
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Buried layer CCD shift registers have been operated at over 100 M1z.
 
Assuming that this will be a reasonable limit, then for a processing
 
gain of 200 the maximum signal bandwidth which can be handled is 250 Kllz
 
or less. For larger bandwidths it would seem likely.that parallel mode
 
processors would be required.
 
1.5 Conclusions
 
The correlator type of signal processor with serial mode signal
 
and reference memories should be capable ultimately of handling signal
 
bandwidths of 250 KHz with an SNR improvement of 100. Such a signal
 
processor will be simple and versatile for signals with information coded
 
in the zero crossings, i.e., frequency or phase modulated. It is
 
concluded that such a signal processor would have considerable utility
 
and is worthy of further development.
 
The next chapter discusses the theory of operation for a DELTIC
 
DFPCC system which is a correlation processor with serial memories and
 
which gan be implemented with MOS LSI technology.
 
14
 
'6 7 '8 9
 
,
2. THEORY OF THE DELTIC DFPCC
5
 
The term DELTIC is an abbreviation for "delay line time compression",
 
and the letters DFPCC represent "difference frequency polarity coincident
 
correlator". Figure-2.1 gives a block diagram of this type of signal
 
processor. The DELTICs are shift register type serial memories with
 
loading and recirculation capabilities in which time gated segments of the
 
preprocessed signal and reference waveform are stored. The difference
 
frequency results from heterodyning the incoming and reference signals
 
with different LO frequencies in order to eliminate the random phase
 
problem discussed in section 1.3. The term "polarity coincidence corre­
lator" describes a signal processor in which infinite clipping is used
 
to create a binary level signal so that all information is coded into the
 
instantaneous frequency or zero crossings of the signals to be correlated.
 
In this chapter the theory of operation of the DELTIC DFPCC is
 
discussed and theoretical results describing the system performance
 
capability are given. First a general description of the system
 
operation is presented in the following section.
 
2.1 General Description of System Operation9
 
The following discussion refers to the block diagram in Figure 2.1.
 
The processor action can be described by tracing the signal left to
 
right and noting that the functions performed are the same for both the
 
signal and its reference up to the DELTICs. Only the signal plus noise
 
y(t) is traced.
 
The first operation is bandpass filtering (BPF) which rejects out
 
of band noise and reproduces the signal plus band limited noise. This
 
Fx2 
Local ~'Clipper F8 L P F Laow Pass Filter.OU 
Osc. BPF Band Pass Filter. 
S/H: Sample and Hold. 
PC: Polarity coincident. 
Ref igi Reference ED: Envelope Detector. 
BPF LPF Clipper -i S/H DELTIC 
Figure 2.1 Block Diagram of DELTIC DFPCC Signai Processor.
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composite of signal plus noise is infinitely clipped producing a binary
 
level signal and redistributing the energy in the frequency spectrum.
 
For a pure sinusoid clipping introduces odd harmonics and for a more
 
complicated signal plus noise spectrum the action produces the spectrum 
of the angle modulated portion of the input and satellite spectra which 
generally have a broader bandwidths (i.e. analogous to frequency 
multiplication for FM transmitters). The clipped signal is mixed with 
a square wave local oscillator (LO) with fundamental frequency Fx2 . 
This shifts the original spectrum to several locations corresponding to 
difference and sum frequencies of FX2 and its odd harmonics with the 
original carrier F . Mixing also shifts the harmonic distortion com­c 
ponents to different intermediate frequencies (IF). Out of all the
 
multitude of spectra present, only the band with an IF of IFx2 - FcI is
 
of interest. This is the lowest frequency band and can be preserved by
 
passing the mixer output through a low pass filter (LPF) which rejects
 
the distortion components at higher frequencies.
 
The output of the LPF is clipped so that the output of the
 
clipper corresponds with the output of the original clipper except that
 
the spectrum is now shifted to an iF of IFx2 - FcI. In the reference
 
channel all of the preceding operations are performed; however, the LO
 
has a fundamental frequency FX, and the IFout of the last clipper is
 
IFX1 - FcI. In each channel the LO frequency is chosen so that the IF
 
results in the lower edge of the desired band being significantly lower
 
than the bandwidth W. Therefore, the output of the clippers can be
 
sampled at a frequency of approximately 2W, ignoring the distortion
 
components due to the clipping action of the last clipper.
 
17 
The DELTIC action accomplishes serial reproduction of gated seg­
ments of the sampled signal and reference waveforms during a sampling
 
interval. The difference in the two DELTICs is the gating action. On
 
the reference DELTIC, the gating action is a one-shot phenomena. Only
 
one segment of time length T from the reference waveform is gated in.
 
This waveform is serially reproduced during each sampling interval and
 
is saved in memory by the recirculation principle described in Figure 1.4.
 
The output of the reference DELTIC is the periodic with period R = T/N.
 
The gating action on the signal DELTIC slides along the time axis,
 
shifting by one sampling interval at the end of each sampling period.
 
The serial reproduction is carried out during the succeeding sampling
 
interval and the desired portion of the signal frame is saved by
 
recirculation as shown in Figure 1.4. At the next sampling instant,
 
a new sample is loaded with the remaining old samples shifted by one
 
sampling period in the time slots. Figure 2.2 illustrates the gating
 
action of the two DELTICS.
 
The polarity coincident (PC) gate accomplishes the required
 
multiplicative action for correlation. 
At the end of the interval in
 
which the DELTIC contents are serially multiplied, the sum of the
 
samples from the PC gate contains the information for constructing one
 
sample point on the correlation function for the frequency shifted,
 
clipped versions of y and x. In addition to this desired information
 
are many distortion components. The purpose of the bandpass filter
 
(BPF) at the output is to reject all distortion components which do
 
not overlap into the frequency band of the desired correlation function
 
output signal. The BPF also acts as an interpolation filter for
 
reconstructing the correlati6n function from its sampled values.
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Original

Waveform
 
(a) 	 t) 
Reference Gate 
(b) ]-JtCc)1 
(d) 
(e)
(f) I l" 
(g)4 	 A Reference 
AAJ Signal(h) 
Figure 2.2 	Waveforms Illustrating Gate Action and Serial
 
Reproduction by DELTICS: (c) - (d) illustrate
 
sliding gate of signal DELTIC. (g) and (h)
 
represent serial reproductions of waveforms gated
 
in intervals (c) - (d) with same time scale as
 
for (a). 
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The output of the BPF is, ideally, the correlation function of
 
clipped and filtered versions of y and x with a carrier frequency
 
modulation. This carrier frequency is the difference between the LO's,
 
IFx2 - F x1 1, multiplied by the time compression factor, N = T/T s .
 
Finally, the average value is obtained with an average value envelope
 
detector. A theoretical analysis of the DELTIC DFPCC must consider the
 
various sources of distortion which arise in the approximate correlation
 
technique. The next section discusses these effects in a semi-quanti­
tative manner.
 
2.2 Distortion Effects
9
 
The distortion effects introduced before the low pass filter are
 
essentially removed by the filtering action. New distortion components
 
are introduced by the second clipping action. This effect is illustrated
 
in Figure 2.3 which shows the distortion bands beginning at odd har­
monics of the lower band edge (the IF) of the desired band. The energy 
is spread out over multiples of 3, 5, 7, ... , etc. times the original 
bandwidth and are also attenuated by factors of 1/3, 1/5, 1/7, etc. 
corresponding to the harmonic structure of an infinitely clipped sinu­
soid (square wave). Therefore, the distortion components in the band
 
from FI to FI + W are highly attenuated.
 
The sampling rate is chosen as Fs5 2(FI + W), which would be the
 
Nyquist rate for the band of interest. Since the total spectra including
 
the distortion components extends beyond FI + W, some distortion due to
 
aliasing, or foldover, in sampling is expected. However, the output of
 
the clipper is not to be reconstructed but is correlated with the output
 
in the reference channel. The mixing of frequencies in this operation
 
20 
\ f 
(a) F I F I+ W 
If 
S 2 
(b) FSI 
 3 I 5FI FI+W 3(FI+w) 5(FI+W)
 
Figure 2.3 (a) Spectral distribution of LPF output.
 
(b) Spectral distribution after clipping.
 
reduces the foldover into the band of interest so that the output BPF
 
is more effective in reducing the sampling distortioh components than
 
would be a reconstruction filter directly after the sampled limiter
 
output.
 
Finally, there is the distortion due to the operation of the
 
DELTIC correlator. Whelchel9 has applied Fourier analysis to operation
 
of the DELTIC correlator for aperiodic signals and signals with periodic
 
modulation. In the case of the aperiodic pulse, he found that the
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distortion was negligible if the DELTIC memory length were long enough
 
to accommodate the pulse. For signals with periodic modulation, he
 
found that the power spectral density (PSD) of the multiplier output
 
contained the PSD of the desired correlation function but that
 
distortion components overlapped into the desired band. Since the
 
DELTIC correlator is a sampled data system, one expects sampling type
 
distortion which ideally could be eliminated with a reconstruction
 
filter. No simple intuitive explanation has been found for the non­
removable distortion components; therefore, some results from Whelchel's9
 
analysis are presented here.
 
One type of modulating signal considered was the complex periodic
 
modulation:
 
j 2 sF t
S(t) = eJ 2 Fct M o (2.1) 
s=O 
Whelchel found the output of the multiplier as:
 
Z(f) = K*Y sinc[R(f - (n-s)f - f 6(f (nFo+F 
s n r 
(2.2) 
In this expression XS and Y n are the original fourier coefficients 
multiplied by phase factors corresponding to various channel delays, 
R = T/N is the compressed time length of the memory, f6 = ,N(Fx2 - Fxi)' 
fo =NFo the "sinc" notation is for sinwx/x, and the delta notation
 
is for the Dirac delta function. Whelchel has separated this expression
 
into a principal part with s = n and terms contributing to distortion,
 
s n.
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The principal part contains the PSD of the desired correlation
 
function. Figure 2.4 (a) shows the general result and 2.4 (b) shows the
 
spectra when the following frequency relation is used:
 
=rm W 
f - + F + - (2.3)
RT 2 2 
In this case the PSD components are centered at f = f For a real
 
signal this would correspond to a correlation function envelope with a
 
carrier frequency of f6. One may note that in satisfying (2.3) the
 
distortion of the sinc envelope is minimized and also that the satellite
 
spectra lie centered on the nulls of the sine function. A band pass
 
filter can therefore be used to select the modulated correlation function
 
from the principal spectra.
 
The distortion components which may overlap into the desired band
 
come from the terms s n. If one considers the terms for which
 
n - s = a = 1, 2, ..., then from (2.2): 
Z (f) = X X* Y sinc[R(f - af - f6 )" ) 6(f - R - (nFo+F2 )) (2.4) 
an r 
For each value of a, the sinc envelope for the spectra peaks at
 
f = af° + f = aNF° + fV Figure 2.5 shows the sinc envelope for a = 1 
when fO = NFO = I/R. Note that the null of the sinc function lies in 
the middle of the desired band. This means that the distortion com­
ponents which fall within the desired band will be highly attenuated. 
It should be noted that this choice of R = 1/NF° corresponds to T = 1/Fo, 
which agrees wltb - ........-e idea that the correlation period T
 
should agree with the period of the modulation signal. Thus the memory
 
length should be matched to the modulation signal.
 
'0-1 + F2 r '0+° + F2 
R .++F R2 
(a) 
W2 
Figure 2. 4 (a) Spectral Distribution of Principal Components 
out of Multiplier.9
 (b) Distribution when (2.3) is satisfied.
 
W = M Fo, the bandwidth of the modulation
 
signal.
 
Izcc(f)I 
Band of PSD 
in principal components 
-'-- - . 
/ 
,V 
I 
"Distortion 
\ Component. 
Spillover from 
Figure 2.5 Distortion Components Spillover into Desired 
Output Band. 
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It is clear from Figure 2.5 that distortion components may spill
 
over into the desired output band so that they cannot be removed by
 
filtering. Whelchel has analyzed this spillover and found two types of
 
behavior. In one case, there is the incoherent, noise like addition
 
of many a values, and in the other case the spillover causes a
 
coherent "glitch" in the correlation spike. This latter phenomena was
 
analyzed by Whelchel in terms of ambiguity functions.
 
In summary there are many non-linea and time varying operations in
 
the processor which cause distortion components in the output. The
 
proper choice of frequencies, of filter characteristics, of memory
 
length, etc. can minimize the distortion. Practically the processor
 
may be viewed as a correlator in which correlation spikes may be observed;
 
however, there will be a self-noise background which appears bdtween
 
correlation spikes, and there will be a fluctuation of the spike ampli­
tude due to the distortion.
 
2.3 Theoretical Model of the DELTIC DFPCC 9
 
From his analysis of the system operation, Whelchel concluded that
 
the DELTIC DFPCC operated as an ideal correlator for bandpass limited
 
signal plus noise and reference waveforms. Figure 2.6 shows a block
 
diagram of the system concept. Self noise is shown as additive noise
 
in the output. This concept of self noise is convenient for implying
 
a sensitivity limitation; however, the actual structure of the self
 
noise is quite complex. Correlation of signal on signal and of noise on
 
signal both give rise to extraneous output not present in the ideal
 
correlator without self-noise. Quantitative evaluation of the self
 
noise is very difficult and- has not been done at this time. 
 However, the
 
INPUT 
CHANNEL
 
y(t) Ideal Bandpass 
Ideal OUTPUT 
x(t) Ideal Bandpass 
OUTPUT Limiter isSelf Noise" 
CHANNEL
 
Figure 2.6 Theoretical Performance Model of DELTIC DFPCC. 9 
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expected value of the correlation spike in the presence of input noise
 
and the mean square output noise for noise only at the signal channel
 
input have been found by Whelchel.
 
The expected value (first moment) for the output of the system
 
with signal plus noise at the input to the signal channel is:
 
r t) = Ws() Rx(t) (2.5) 
where Rx(t) is the correlation function for the signal without noise
 
with the reference signal and Ws () is a weighting factor depending
 
upon the input signal to noise ratio, X.
 
a0
2 2
2 
WSW f F(-) aoe I o + I(-) p(A)dA (2.6) 
Here,
 
a 2 A2 
a 2 A 2 (2.7)
0 2 ON 
where A is the envelope of a narrowband signal function, qN2 is the
 
mean square value of the band limited input nois&, P(A) is the amplitude
 
probability density function, and I and II are modified Bessel functions
 
o 
of the first kind.
 
The mean square output noise of the system with noise only at the
 
input channel was shown to be given by:
 
a N) = (B) )d (2.8) 
where R and R are the autocorrelation functions for the bandpass
 
n x 
limited noise and signal respectively. Because of the bandpass limited
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characteristics, both Rn and'R are independent of the actual signal and
x 

noise amplitudes; therefore, the output noise power dependent depends
 
only on the spectral characteristics (i.e. bandwidth, etc.) of the reference
 
signal and noise.
 
Applying the results of (2.5) - (2.8), Whelchel calculated the
 
expected value of the correlation spike height as a function of the input
 
SNR for constant envelope and pseudorandom noise (PRN) signals, with the
 
results shown in Figure (2.7). He defined a figure of merit as:
 
2
SA [r()] (2.9) 
0 = 02 (N) 
which is the ratio of the peak signal power to the mean noise power
 
without the signal. Since this is a measure of the increase in the spike
 
height above the pre-spike noise background, it is a useful figure of
 
merit. It should not of course be treated as a true SNR value at the
 
output, because the noise is modified by the presence of the signal due
 
to direct and distortion effects. For narrow band signals, a 2 (N) is 
inversely proportional to the TW product of the signal. The figure of 
merit for this type of signal is: 
A = 2TW[Ws (X)]2 (2.10) 
Figure (2.8) shows A as a function of Xi, the input SNR, and the obvious
 
limiting value is 2TW. 
2.4 Summary
 
The DELTIC DFPCC acts as a correlator of bandpass limited signal
 
plus noise with the signal, independent of the random carrier phase. The
 
ws(X) 
(a) 
1.0 
75 
5 
.25 
0.0 , . 
0 5 10 15 20 
INPUT SNR, X 
Figure 2.7 Ratio of Correlation Spike Height to Maximum Value as 
a Function of Input SNR.9 
(a) Constant Envelope Signal 
(b) Pseudo-random Noise 
X0 in dB
 
-25 -20 -15 -10 -5 0 +5 +10 +15
 
Constant Enveloped 	 SNR, X,in dB 
-- O
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Figure 2.8 	Figure of Merit for DELTIC DFPCC vs. Input SNR 9
 
for Constant Envelope and for Pseudo-random
 
Noise type Signals.0
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correlation spike height depends only upon the spectral characteristics
 
of the signal and noise and the input SNR. The output noise due to
 
input noise only is independent of the input noise amplitude and generally
 
decreases with the noise bandwidth. The nonlinear and time varying nature
 
of the processor operation results in many distortion terms in addition
 
to the desired correlation function and inevitable noise. Many of these
 
distortion components are removable by filtering; however, some appear in
 
the passband of the correlation function itself and cannot be removed.
 
These components appear as incoherent fluctuations resembling background
 
noise in the absence of the spike and as a variation in the amplitude of
 
the correlation spike waveform which are greater than that due to the
 
input noise alone.
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3. DESIGN IMPLEMENTATION
 
The first requirement in designing the DELTIC DFPCC is to select
 
the system frequencies. so that the distortion components in the output
 
can be minimized. The second requirement in this work is to choose
 
implementation schemes compatible with LSI technology. This generally
 
means realizing as many functions as possible by digital circuitry. A
 
third requirement for the prototype system was to design input and output
 
circuits which allowed a quantitative evaluation of the theoretical
 
performance model developed in the course of this work. This resulted
 
in a more complex system than is required to demonstrate system feasibility.
 
The methods used for realizing these requirements are discussed in this
 
chapter. Block diagrams for systems functions are shown here with detailed
 
circuit diagrams given in the appendices.
 
3.1 Frequency Requirements
 
The frequency requirements are set to minimize the distortion effects
 
introduced by sinc envelope distortion, foldover of secondary spectra into
 
the output band, and sampling effects. Table 3.1 defines the frequency
 
parameters and Tables 3.2 and 3.3 give the necessary relations for periodic
 
modulation signals and finite time length aperiodic signals.
 
The specific design parameters for the prototype systefh are given in
 
Table 3.4. These parameters were chosen in the following manner. First,
 
it was decided that a DELTIC compression tatio of N = 200 and a DELTIC
 
clock rate of f 1 The value for N gives a large
00 KHz would be used. 

s 
enough SNR improvement factor to dramatically illustrate the utility of
 
the system. Choice of this frequency allows system development without
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Table 3.1 Glossary of Terms
 
Precompression parameters:
 
T = Effective time storage length(gate) of DELTIC. 
To Period of periodic modulation signal 
Fo = l/T = Fundamental frequency of periodic modulation.o 

1o = Time duration of aperiodic signal.
 
Fc = Signal carrier frequency.
 
F = IF on reference channel. 
Fx1 = LO frequency on reference channel.
 
(F1 = Fc - Fxlj)
 
F2 = IF on signal channel, assumed F2 > Fl.
 
(F2 = Fc - Fx21)
 
Fx2 LO frequency on signal channel.
 
F6 =F - F1 = - Fx =2 FX1 Difference frequency
2 

F = F, + F1 = sum frequency 
W = Signal bandwidth (total width of carrier). 
T Time between samples.
 
o 

s 

R = DELTIC recirculation (serial readout) time.
 
(R = Ts)
 
Fs = I/Ts = Sampling rate.
 
N = DELTIC time compression factor, N = T/R = TF s .
 
Post compression parameters: 
S = Sampling period of DELTIC output, S = R/N. 
f = NF0 
fl= NF1 
f2 NF2 
f6 f2 - fl = N(F2 - F) = N(FX1 - F) = NF 
+
fo f2 + fI = N(F F) = NF02
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Table 3.2 Necessary Frequency Relationships for
 
Periodic Modulating Signal. 9
 
rmW
 
1. f6 = + F + L' 	 Minimizes sinc envelope 
distortion and reduces extraneous
is an integer 

primary spectral components.
 
2. f W + 5 
 Precludes foldover of positive
2. R
 eun2 

secondary frequency components
 
or 5 into band of interest.
6 2 + NR 
3. F > 2(F, + W) 	 Sets minimum sampling rate. 
W 5 
4. F > -+-	 Sets minimum IF.1 4N NR 
5. 	Fs >> F6 Prevents zero-order hold
 
distortion.
 
Note: It is assumed here that F0 , F1 , and are located at theF2 
left edge of the passband for the positive frequency portion
 
of the spectrum.
 
Careful design, i.e. choice of'frequencies and the output BPF, can
 
relieve this restriction.
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Table 3.3 	Necessary Frequency Relationships for
 
Aperiodic, Finite-Duration Signal.9
 
1. f = + F 	 Minimizes sinc envelope
 
distortion.
 
is integer.
nm 

N
 
2. 	f6 N'W Precludes foldover of
 
W secondary components into
 
>-
F6 

6 2 	 output band.
 
3. Fs 	 2(F2 + ) Sets minimum sampling rate. 
4. F > 	W Maintains the narrowband
 
1 2
 
nature of the IF signals
 
5. 	Fs >> F6 Prevents zero-order hold
 
distortion. Not a rigorous
 
requirement and can be com­
pensated with more complex
 
output BPF.
 
Note: It is assumed that the memory length matches the signal
 
duration, T = To, and that Fc, F1, and F2 are located at the
 
center of the signal passband.
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Summary of Digital System Design Parameters.
Table 3.4 

Item Values of Clock Divide Ratio and Frequency
 
System Clock Fx = 4.88772 MHz
 
Reference LO N1 = 2000
 
FXl = FxIN = 2443.86 Hz 
Input LO N2 = 2008 
Fx2 = Fx/N2 = 2434.12 Hz 
Deltic Clock N 3 = 54 
fs =3= IN = 90.513 KHz 
System Sampling Rate 	 N = 200 
F = .. 452.57 IIz 
s R N
 
1 fs 
Digital Filter Sampling Rate = 2= 100 F = 45.257 kIIz 
Resultant System Parameters:
 
Center of input signal band 	 F + = 2573.35 Hz
 
c 2
 
Difference Frequencies F = Fx1 - FX2 = 9.74 Hz
 
F6 = NF6 = 1948Hz
 
Equivalent DELTIC Memory N 
Length T = NR = - = 0.442 secF6
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confrontation with serious circuit design problems which would dilute the
 
efforts in the main scope of work for the first development phase. Final
 
choices of frequencies were tailored to use a specific system clock
 
crystal (4.88772 MHz) with convenient divide ratios for the down counters
 
and to meet the 'riteria set in Table 3.2. The use of a single system
 
clock may be unnecessarily restrictive for the most compact timing circuit
 
implementation.
 
3.2 	 Partitioning of Prototype System
 
After preliminary investigations, it was decided to partition the
 
prototype intb analog and digital subsystems as illustrated in Figure 3.1.
 
In order to test the theoretical performance model with respect to output
 
noise behavior, three different input BPF's are used to shape the input
 
noise spectral characteristic and two output BPF's are used. Only one
 
input into the digital subsystem is required since the test signal is
 
steered to the signal or reference DELTIC internally. The input and out­
put BPFs, the input summer and clipper, and the output envelope detector
 
are analog circuits. The remainder of the DELTIC DFPCC system consists
 
of digital circuits. A special test signal generator was also designed
 
and 	constructed, and this is a hybrid digital-analog subsystem.
 
3.3 	 Analog Subsystems
 
The analog subsystems are described in more detail in the block
 
diagram of Figure 3.2 and the circuit diagrams in Appendix A. The input
 
control switch allows the choice of either no noise or filtered noise
 
from one of three input BPFs. When the signal is to be loaded into the
 
reference DELTIC, no noise is desired; otherwise, the filtered noise is
 
added to the signal, clipped and loaded into the system. The noise
 
Noise 
Source GR 1390B 
Noise 
Filter 	 Input/Reference II IContro lII 	 I rp~
I iI Analog
,NPUT~, ~ ,,,--,Dloutput 1~D 

_ r-- " ] , Digital I - -Iandpass/
B-J-'~ 
+ , C uer DELTIC UNIT 	 Badps.... Processing Unit 
Analog 	 Envelop e 
Figure 3.1 tiFundamentalonte Ig n t n{" Signal 	 F U (ITU) UntF
-L	 - - - - ----
Sorc 	 Un tTimn 0 Un 
S Hybrid 	 Clc 
I 	 Digital 
Figure 3.1 Partitioning of Prototype System into Analog
 
and Digital Subsystems.
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IF! F2 IFI
 
BPF 8PF BPF
 
I__Comparator
 
Input I 
Analog 
_ Summing Amp I 
B 
D I iORI Output iAnalog 
Iei TBPF 
I E 
BPFI 
Predision 
F LowFilterPass 
Block Diagram of Input and Output Analog Subsystems.
Figure 3.2 
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source was a GR 1390-B random noise generator. Table 3.5 describes the
 
characteristics of all the BPF's as well as the envelope detector filter.
 
The input BPF's have relatively simple characteristics while the output
 
BPF's are more complex, since each must reject the distortion components
 
introduced in the DELTIC operations.
 
The input clipper is an analog comparator, and the output detector
 
utilizes a precision rectifier followed by a low pass averaging filter.
 
The broad band nature (Q 1
0) of the output spectra precludes the use of
 
a simpler detector, such as the linear envelope detector. Inspection of
 
the characteristics in Table 3.5 shows that the low pass filter require­
ments are rather severe in order to recover the modulation signal.
 
All of the filters are realized with active RC network techniques
 
utilizing IC op amps. These circuits can be microminiaturized using
 
hybrid technology so that the size of the analog circuitry is more com­
patible with that for a LSI implementation of the digital circuitry.
 
3.4 Digital Subsystems
 
The digital subsystems consist of three major parts: (A) the
 
digital processing unit (DPU), (B) the DELTIC memories with input
 
gating and recirculation control, and (C) the timing unit which generates
 
the required waveforms for (A) and (B). These subsystems are discussed
 
in the following and complete logic diagrams for each unit are given in
 
Appendix B.
 
A. The DPU (Figure 3.3)
 
This subsystem represents a significant contribution to thd realization
 
of an LSI implementation of the DELTIC DFPCC. It replaces the action of
 
mixing, low pass filtering, and clipping shown in Figure 2.1. Normally
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Table 3.5 Analog Filter Specifications for Prototype
 
Filter 

TFl 

IF2 

IF3 

OFI 

OF2 

LPF for
 
Envelope Detector 

9
 
System.
 
Center 

Freauency 

Hz
 
2573 

2573 

2573 

1948 

1948 

Bandwidth 

Hz
 
100 

64 

500 

100 

250 

500 

Comments
 
Single tuned stage
 
Two-stage synchronously
 
tuned
 
Two-stage stagger
 
tuned Butterworth
 
Chebyshev, .3 dB ripple
 
(4 pole BPF)
 
-30 dB at Af = ±450 Hz
 
Equal (.3 dB) ripple
 
(6 pole BPF)
 
-30 dB at Af = ±350 Hz
 
Nulls at Af = ±450 Hz
 
4 pole Chebyshev with
 
1/2 dB ripple.
 
-44 dB at 1500 Hz
 
Ci pr S a mp lin g 
FX2caat t rae 
S m l n 
rote I/R 
C 
(a) 
DIGITALGateBinary 
"l 
-----------
PROCESSINGRipple 
Counter Reset 
UNIT 
I 
Control L 
Fxp Fxl 
Digital 
Inputs 
c2 
(b) 
RF 
I 
Figure 3.3 (a) Equivalent Operation of DPU. 
(b) Equivalent Digital Implementation. 
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these operations would require a multiplier, an analog low pass filter, 
and an analog clipper. The equivalent action required is as follows: A 
"square wave" from the first clipper is mixed with a square wave LO, and 
the resultant is LP filtered to preserve only the difference frequency
 
band. This is again clipped so that the output is again a "square wave"
 
with the frequency shifted. The action of the DPU can be understood from
 
the following argument.
 
It is helpful to consider a hypothetical sampled data implementation
 
of the desired function which is illustrated in Figure 3.3(a). Because of
 
the operational complexity, only square wave inputs to the mixer are con­
sidered. The first sampler operates at a rate C2 = N /R (No = 100) ,-and
 
the finite time integrator, with integrating time R, will smooth the
 
sampling and eliminate most of the components from the mixer except for
 
the difference frequency F - F and odd harmonics thereof. Thelchel9
 c x2
 
has shown that the output of the integrator would be a parabolic shaped
 
waveform with fundamental frequency F - Fxa. This waveform is then clipped
C
 
and sampled at the rate 1/R to obtain the desired DELTIC input.
 
The mathematical form for v(t) at sampling time t = mR is:
m
 
mNo
 
v(mR) = R y(nT1 ) (3.1) 
Rn= (m-l)N +1 
where N = R/T1 = C2R. This sum accounts for the finite time integrator
 
operation on the samples of y(t). These samples have binary values so
 
that summing of positive and negative samples is equivalent to counting
 
positives (binary "l's") and subtracting a bias. If N is the number of
 
P
 
positives and N the number of negatives, then N + N = N . Therefore,
 
n p n 0
 
N - N n = 2Np - No, and, when Np = N n, both are equal to N /2. It then 
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that the sign of v(t) is positive when Np > N /2 and negative when
 
N < N /2. Thus counting the pulses and comparing to the reference count
 p o
 
N /2 is equivalent to determining the polarity of v(t). One final point
0
 
is that the sum in the finite time integrator extends over only one period
 
of R. Thus the integrator contents at time mR is a completely new set of
 
samples from those at (m-l)R. It then follows that counting the pulses
 
as they occur over the interval of length R and then resetting the counter
 
is equivalent to summing samples at the end of the interval. Figure 3.3(b)
 
shows the block diagram of the counter and the threshold count logic for
 
determining the corresponding polarity of v(t).
 
The analysis of the DPU action for a complex signal is intractable;
 
however, Whelchel used a digital computer simulation for a linear FM
 
waveform to show that the scheme would work before the system was designed.
 
B. The DELTIC Unit (Figure 3.4)
 
The output of the DPU is fed to the DELTIC unit where, according to
 
the load control variable x, it is loaded either into the signal channel
 
or reference DELTIC. When the sampling pulse R appears, loading is from
 
the DPU and a sample is gated into the SR. During the next sampling
 
interval the register contents are recirculated from either the last or
 
next to last tap. The reference unit is loaded one time, and thereafter
 
it continues to recirculate while the signal unit is loaded every sample
 
period.
 
C. The Timing Unit (Figure 3.5)
 
This unit supplies the digital waveforms required in the DPU and
 
DELTIC unit. All waveforms are derived from a single system clock as
 
indicated by divide counters and logic gating.
 
Tap 19 9 t h Bit. 
From D 
DPU 
PC 
Gate 
Reference 200/ 
Shift Bit Register -
X 199th th 
Load 200 
Control 
R, Sampling Pulse S, Shift Clock 
Figure 3.4 Equivalent Logic of DELTIC Memory, Load Control, 
Sampling, and Serial Output. 
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Fxl 
2443.86Hz 
Fx2 
2 4 34.12Hz 
S 
90.512KHz 
C2 
45.256KHz 
RF 
452.56Hz 
F , II 
+ 2 
I200 
I -
I I 
GatingI 
I 
IFTU 
Fx ,4.88772MHz 
Crystal 
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Oscillator 
ITU 
Figure 3.5 Block Diagram of Timing Units. 
F - Reference channel LOxl 
Fx2 - Signal Channel LO 
S. - DELTIC shift register clock 
C2 - Sampler gate frequency for DPU 
BY - DPU reset signal. 
- Recirculation and input sampling 
control for DELTIC 
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The digital subsystems were all designed using CMOS digital circuits.
 
The DELTIC shift registers were constructed with 64 and 4 bit registers and
 
D-type flip-flops. Special DELTIC shift registers, including the gating,
 
were also constructed in LSI using PMOS logic cells but have not been tested
 
in the prototype at this time.
 
3.5 The Test Signal Source
 
A linear FM sweep signal was chosen for the test signal mainly because
 
it was believed that this represented an opportunity to obtain new results.*
 
Other researchers had published data on pseudo random noise signals and it
 
was known that the performance model agree well with that data.
 
The original intent was to use a commercial sweep generator; however,
 
the frequency stability was inadequate for the requirements of this work.
 
Attempts to stabilize the generator using usual methods were unsuccessful
 
so that a generator was designed and constructed using the following scheme.
 
The procedure was to design a step-wise linear FM sweep. In principle,
 
the sweep interval is divided into 8 equal parts, and during each sub­
interval the instantaneous frequency is the value which would fall on a
 
linear sweep during the interval. This is implemented by dividing the
 
system clock with a programmable counter. During each subinterval the
 
counter is programmed to divide by the proper ratio. In fact the inter­
vals are chosen to correspond to the complete number of cycles which is
 
nearest to the desired interval division. This does not cause any great
 
difficulty with respect to linearity of the sweep, and it does preclude
 
phase discontinuities in the waveform. If phase discontinuities were
 
*Recently, results were transmitted to us which were obtained by
 
others for the LFM case.
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allowed then the waveform after filtering would contain "glitches" where
 
the amplitude drops out. Therefore this was to be avoided. Finally the
 
digital waveform is filtered in a bandpass filter to obtain a smooth
 
signal nearly sinusoidal in waveform.
 
The hybrid analog-digital test generator is described in more detail
 
by the diagrams in Appendix C.
 
3.6 Summary
 
The necessary frequency relationships for the DELTIC PCC were given
 
in Tables 3.2 and 3.3. Requirements for the analog filters were given in
 
Table 3.5. Digital implementation of the prototype system was accomplished
 
with CMOS SSI, MSI, and LSI circuits as described in this chapter.
 
Appendices A, B, and C give the circuit diagrams for the analog and digi­
tal circuitry for the DELTIC DFPCC prototype and the stepwise Linear FM
 
sweep generator constructed for testing the system.
 
It should be noted that the design and implementation effort for
 
this system ran parallel with the theoretical work, with some lead time
 
for the latter. Consequently all the theoretical results were not
 
available when many decisions for implementation were required. In par­
ticular, the requirement of condition 2 in Table 3.2 was not known until
 
the configuration was fixed for this effort. It will be observed that
 
the DELTIC difference frequency should have been approximately 5 times
 
higher than the value used in order to prevent distortion components of
 
the positive secondary frequency terms from folding into the output
 
band. This caused more self noise than could have been achieved with
 
condition 2 met.
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4. EXPERIMENTAL RESULTS
 
The objectives of the experimental program were two-fold. First,
 
it was obviously desirable to experimentally verify the implementation
 
concepts for the system and determine the significance of assumed second
 
order effects which could not always be acounted for in analysis. Second,
 
since analysis of the system for design purposes had resulted in a new
 
model for predicting system performance, it was desirable to determine
 
the validity of the model. The experimental test program was designed
 
to first check the theory for the mean correlation spike height as a
 
function of input SNR for both sinewave and LFM inputs. 
The second
 
feature was the measurement of output noise with only noise present at
 
the input. 
The results are given in the following sections. Figure 4.1
 
shows photographs of the experimental set up and the breadboard.
 
4.1 Qualitative Behavior.
 
Figure 4.2 shows the DFPCC output for a sine wave input. The output
 
is sinusoidal as predicted by the theory. 
Figure 4.3 shows the output of
 
the system when it is modified to operate as a true polarity coincident
 
correlator (true PCC).* 
 The output of the true PCC for a sinewave in is 
a triangular waveform as predicted by theory. Figure 4.4 shows the DFPCC
 
output for the LFM input with no noise at the input. The correlation
 
spike is present in 
a background of self-noise for the system. The
 
smaller pre-spike is associated with the spill-over of secondary frequency
 
components into the output band which Whelchel has analyzed in terms of
 
ambiguity functions. 9
 
*Reference 9 may be consulted for more details. 
Whelchel has shown
 
that the system constructed can be easily modified to operate as a true
 
PCC.
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Figure 4.1 (a) Experimental Setup
 
(b) Breadboards.
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Vertical: 2v/div. 
Horizontal: 0.2 msec/div. 
Figure 4.2 Output of DELTIC DFPCC with sinewave input. 
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Vertical: lv/div.
 
Horizontal: lOmsec./div
 
Figure 4.3 Output of System with Sinewave Input when
 
Connected as a True Polarity Coincident
 
Correlator. Fxj = 2443.86 Hz. Input from
 
Wavetek 136, f - 2475 Hz.
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Vertical: 1 v/div.
 
Horizontal: 50 msec/div.
 
Figure 4.4 Output of DELTIC DFPCC with Stepwise Linear FM 
Input and Zero Noise. 
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Figure 4.5 shows a series of traces for the input signal plus noise
 
for different input SNR's. This gives an indication of how the processor
 
input appears in practice after the signal has been bandpass filtered to
 
remove out of band noise of the receiver. Of course before this filtering
 
operation the signal structure is completely buried in the noise back­
ground in a practical situation.
 
The sequence of photographs in Figure 4.6 shows the system output
 
waveforms for an LFM input signal with various input SNRs. These traces
 
show that the background noise level remains relatively constant while the
 
correlation spike height decreases as the input SNR is decreased. Figure
 
4.7 shows the output waveform with noise only present at the input, and
 
Figure 4.8 compares the output for noise only and signal plus noise at
 
the input. Figure 4.9 shows the system output when operated with zero
 
difference frequency as in the true PCC mode. The results in Figure 4.9
 
show a cluster of spikes which were of interest for establishing the
 
validity of the ambiguity function theory for analyzing the effects of
 
secondary frequency components.
 
4.2 Mean Correlation Spike Height.
 
The theory of operation developed by Whelchel predicted the ratio of
 
the spike height, d, to the maximum value, dmax ' observed with no input
 
noise, i.e., W (A) = d/dma where A is the input SNR. Figure 4.10 shows 
the experimental dependence as compared with theory for all of the con­
stant envelope data. Data for each individual experiment consisted of 
approximately 100 measurements taken from a memory scope and averaged. 
The second set of data was obtained by Navy Underseas Center l0 and we are 
grateful to Dr. C. E. Persons for permission to include the results. It 
x 
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For all traces (multiple exposure):
 
Vertical: 2v/div
 
Horizontal: 10 msec./div
 
Figure 4.5 	Waveforms for input Signal Plus Noise with
 
Filter IF3 Taken at Output of Summer Before Clipping.
 
Top to Bottom, the Input SNRS are - 6 dB, 0 dB,
 
+ 6 dB, - dB.
 
Vertical: 1 volt/div. Horizontal: 0.5 sec/div.
 
(a)~ X-d-c 0-OdB 
(b) A +6 dE (d) X 60dB 
Figure 4.6 Output Waveforms from Detector with LFM Input. 
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Vertical: 1 v/div.
 
Horizontal: 20 msec/div.
 
(Multiple exposure)
 
Figure 4.7 Noise only waveform for DELTIC DFPCC with
 
Stepwise Linear FM Store in the Reference
 
DELTIC. Top trace: system input noise from
 
filter IF 3 at comparator input. Bottom
 
trace: system output noise from OF2 output
 
before detection.
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Vertical: 1 v/div.
 
Horizontal: 0.2 sec/div
 
(Multiple exposure)
 
Figure 4.8 	Waveforms at DELTIC DFPCC Output. Input Noise
 
from IF3, Input signal is stepwise linear FM.
 
Top trace: noise only at input, Bottm trace:
 
signal plus noise, SNR = 0 dB.
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Vertical: 1 v/div
 
Horizontal: 0.5 sec/div
 
Figure 4.9 	 Envelope detector output of DELTIC system with
 
f6 . 0 and signal only on input. Signal is
 
stepwise linear FM. For this case, c = Fx
1 1
 
= 2443.86 for both input and reference channels.
 
The larger spike corresponds to the ambiguity
 
function x(T,4). The spike at the center of the
 
screen is obscured by a vertical graticleline.
 
1.0 
d 
dmax 
Theoretical: WS(X) [I(2 +I,~(12) 
.75 
0X s 0 Thsi Daa Avg of 
-20 -15 -O -5 0 
00 
+5 +10 +15 
Figure 4.10 Experimental data for dependence of correlation 
signals. 10 and I1 are modified Bessel functions 
of the first kind. 
00 
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should be noted that the NUC results are probably from a much larger
 
data base than those obtained in this work.
 
Figure 4.11 shows curves for two different input filters. These
 
results verify that performance depends upon the input SNR and not the
 
details of the spectral structure for the noise not accounted for in
 
the SNR determination.
 
Figure 4.12 shows d/d for pseudo-random noise (PRN) obtained by
max 
others, and Figure 4.13 shows the results for constant envelope signals
 
plotted in the same format as Figure 4.12.
 
4.3 Noise Measurements
 
Attempts to read the noise at the output bandpass filter before the 
detector with a "true" rms meter were unsuccessful because of the random 
fluctuations were not smoothed sufficiently by the instrument available. 
This was particularly true for a sinusoidal reference signal. Conse­
quently, the output of the envelope detector was filtered with a 10 
second' time constant filter to obtain rectified averaged noise measure­
ments., y. Figure 4.14 shows y vs. the input SNR for a sinusoidal signal 
in the reference channel. 
The experimental results 6how that the output level is independent 
of the input level as predicted .by theory. There is approximatey 1.5 dB
 
discrepancy between theoretical and observed values for filters IF1 and
 
IF2. 
The results for IF3 were worse, and the observations made here
 
verified the necessity of checking out the theory by experiment. After
 
observation of a discrepancy of several dB, an investigation was made
 
for possible causes. It was found that the attenuation rate for filter
 
d(volts) 
5 

4 
4.573 Ws(X) 
2 
0 
at O 
Xo 
0 Experimental,JI F2 
X Experimental, TFI 
-15 -10 -5 0 +5 +10 
Input SNR (dB) 
+15 
Figure 4.11 Unnormalized correlation spike height dependence 
-on input SNR. Sinusoidal input and output 
filter is OF1. An offset correction of 0.087 
Volts was applied. 
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I.0 
d 0 Experimental 
d max 
.75 
.50 
.5 	 TruePCC 
.25 
0.0 	 i 
0.0 -.25 .50 .75 1.0 
Figure 4.12 	d/dmax dependence for PRN signals. Experimental
 
data from Naval Underseas Center, San Diego.
 
Theoretical curves:
 w2. r( ) (,-
Ws.. - [E(x2) - (1 x) K(x)] 
x =./(i+) and K and E are complete 
elliptic integrals of the first and 
second kind respectively. 
True FCC: d/dmax sin 
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1.0 
o Thesis Data; Avg. over all runs. 
A NUC Data 
.75 03 
d
 
d max
 
.50 
STrue PCC 
.25 
0.0 I 
0.0 .25 .50 .75 1.0 
Figure 4.13 d/dmax dependence for constant envelope-signals 
using same format as in Figure 4.12. See
 
Figure 4.10 for theoretical curves.
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in volts 
1.0
 
IF2 
xIFl0.5 	 X 
1F3 
0.0
 
0.0- 0.5, 1.0 [5 2.0
 
Input Noise Level 
(RMS volts) 
'Figure4.14 	Output noise as function of input noise level
 
with sinusoidal signal in reference channel.
 
y adjusted by 0.087v offset of the envelope detector­
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IF3 was insufficient to preclude a significant spill over of noise into
 
the "negative frequency" region when the noise was heterodyned down to a
 
lower IF; i.e., it did not preserve the narrow band characteristic
 
necessary for a single sideband spectrum. Consequently, the negative
 
frequency components "fold back" into the positive frequency region,
 
and substantially, in this case, increase the noise in the system. This
 
observation pointed out the need for considerable care in choosing the
 
IF and designing the input bandpass filter characteristic. From the
 
standpoint of practical design, this experimental observation made the
 
experimentation very worthwhile.
 
4.4 	 Figure of Merit, A
 
It was possible to estimate the noise output from the bandpass
 
filter before the detector using a true rms meter when the stepped LFM 
0 aswas used in the reference channel. This allowed estimates of A 

taken without
follows. For a given input SNR, the rms voltage reading was 

the 	signal present and then the spike height measured at the envelope
 
detector output. Using the measured response function for the detector,
 
the 	peak voltage value, corresponding to the spike height, at the band­
pass 	filter output could be computed. From these two values the ratio
 
d2/0 	2 could then be computed. Figure 4.15 shows the experimental
 
results obtained in this manner compared with the theoretically pre­
dicted value of A0, the figure of merit.
 
4.5 	Conclusions
 
The experimentation confirmed that the basic implementation concept
 
was sound and that the system was capable of dramatically improving the
 
signal to noise ratio. Experimental results obtained in this work and
 
0 Experimental 
SExperimental 
X0 
Ad/(S+N)] 
+25 
+20" 
Output SNR in dB 
-o I 
Theorical Xo it Xx O 
01" 
+15 
I I p
 
-15 -10 -5 +5 +10 +15
 
Input SNR (X) in dB
 
Figure 4.15 Comparison of theoretical and experimental
 
output SNR, A0 , for stepwise linear FM signal
 
and input noise filter IF2. Experimental
 
variance of correlation spike is also shown.
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by others show that the theory of'performance developed in the course of
 
this work gives a good prediction of the expected value of the corre­
lation spike as a function of the input SNR. The theory is experimentally
 
valid for both constant envelope and PRN signals. The theory for the
 
expected noise value was less successful; however, the figure of merit
 
was still predicted to within 2 dB.
 
From a practical standpoint, the experimental observations were
 
useful in establishing the importance of the frequency relationships and
 
the input bandpass filter design in minimizing the output noise, which in
 
some cases is the "self-noise" referred to earlier. The experimental
 
results also helped to refocus theoretical attention on some of the
 
second order effects. Future designs based upon the criteria extablished
 
here will give better performance than observed in this work.
 
69 
5. SUMARY AND CONCLUSIONS
 
In this chapter the results obtained in this work are summarized
 
and some conclusions are given with respect to the significance of the
 
findings.
 
5.1 	 Summary of Results
 
The operation of a DELTIC DFPCC was analyzed theoretically, and it
 
was found that the processor acts as an ideal correlator for a bandpass
 
limited signal plus noise with a band pass limited reference signal.
 
The output of the ideal correlator is contaminated with self noise due
 
mainly to nonlinear distortion effects. Relationships for the system
 
frequencies were given in Table 3.2 for minimizing the self noise. No
 
quantitative theory of self noise is presently available.
 
Theoretical results were obtained for the expected value of the
 
correlation spike and for a figure of merit involving an output SNR.
 
A prototype system was designed, built using SSI, MSI, and LSI components,
 
and tested. It was found that the theoretical model agreed very well
 
with experimental results. It was also found that for the prototype
 
system, the rms self noise was roughly 60% of the noise introduced
 
directly from the input by correlator type action. This result was due
 
to system design parameters which had to be fixed before all of the
 
theoretical results were available. With roughly 2 dB increase in output
 
noise due to this effect, the prototype system still gave an improvement
 
of 20 dB in the output SNR with an input SNR of zero dB.
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An important design consideration for the analog circuitry was
 
emphasized by experimental observations. If the IF is chosen to be small
 
in order to maximize the sampling efficiency, then considerable care must
 
be exercised in designing the input filter. It is particularly important
 
that a sharp low frequency roll off be obtained in order to preclude the
 
fold back of negative frequency input noise components if the ultimate
 
capability is desired. Filter characteristics with nulls, such as the
 
output BPF used here, should be satisfactory.
 
The first steps toward an LSI realization of the system were taken
 
by designing and constructing a PMOS DELTIC unit in conjunctioR with
 
MSFC personnel.
 
5.2 	 Possible System Improvements
 
The complexity of the system can be reduced by use of two timing
 
crystals with lower frequencies. Choice of one crystal was simply an
 
expedient for this project.
 
The 	output noise of the system can be reduced further by increasing
 
the output difference frequency. For a practical system the input BPF
 
should be redesigned f6r a sharper low frequency roll off to minimize
 
input noise.
 
5.3 	Performance Limitations of the DELTIC DFPCC
 
There is a tradeoff in systems performance parameters for a given
 
maximum DELTIC clock frequency, fe? For the most straightforward
 
design procedure that 'meets,the criteria in Table 3.2:
 
W 	 fc/3N (5.1) 
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With some care W can be increased but cannot be greater than fc/2N in
 
any case. Figure 5.1 shows the bandwidth achievable with various LSI
 
technologies. Efficiency in utilization of the system requires that the
 
signal time duration, T, match the DELTIC so that the maximum symbol
 
rate, l/T, is given by;
 
lI/T = fc/N 2 (5.2)
 
For a maximum value of fc achievable with a particular technology, 
equations (5.1) and (5.2) specify the tradeoff in speed and available 
SNR improvement. Determining an optimum tradebff in a particular appli­
cation may not be a trivial matter; however, in order to obtain representa­
tive numbers, assume N = 200 and fc . 100 MHz. The value for fc is 
representative for the best results reported for buried channel CCDs.
1 8 
These values give W < 167kHz and l/T < 2.5 kHz as an indication of upper 
limits for this system with a processing gain of 133. 
Although the tradeoff analysis may be complex and peculiar to each
 
application, some generalizations are possible. Keeping in mind that the
 
processor is essentially for FM signals, one may note the following.
 
Generally there will be a minimum usable ratio of the bandwidth to
 
carrier frequency because of frequency stability limitations of a given
 
power source. Also for a practical power limited source, there is a
 
minimum integration time at the receiver for a specified SNR attainable
 
with ideal processing. Therefore, in a given application, there is a
 
minimum TW product which can be used.
 
It is clear from the preceding that the DELTIC DFPCC is not
 
suitable for processing communication signals with microwave frequency
 
carriers. It is suitable for low frequency sonar systems. Between these
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w'-MHZ 
N IO 3.0 
2.0 
SOS AND 
HTPMOS BURIED CHANNEL 
1.0 LTMOS CMOS SURFACE CHANNEL 
CCD's 
CCD's 
100 
200 
20 40 60 80 100 
fc- MHZ 
Figure 5.1 Bandwidth Achievable vs. DELTIC Clock Frequency.
 
Ranges specified represent current technological
 
limits.
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obvious cases is a wide frequency range for potential applications that
 
require further consideration.
 
5.4 	 Comparison with Other Signal Processors
 
In this section the DELTIC DFPCC (referred to as DFPCC hereafter)
 
will be compared with (A) CCD transversal filters, (B) parallel mode analog
 
and (C) parallel mode.binarycorrelators. Both systems (A) and (B) are
 
capable of true analog processing for signals with information coded into
 
amplitude. When this function is required, the DFPCC cannot be used and the
 
systems cannot be compared. If the analog signals are phase or frequency
 
modulated, the DFPCC can be used with some processing gain loss, approxi­
mately 3 dB.
 
A. 	The CCD Transversal Filter (CCDTF)
 
The obvious advantages of the CCDTF over the DFPCC are the relative
 
simplicity of the timing requirements and higher speed capability. Lack
 
of flexibility is a disadvantage.
 
The CCD requires a multiphase clock but only one clock frequency. The
 
charge transfer clock frequency, fc' is the sampling frequency; therefore,
 
the maximum bandwidth which can be accommodated is fc(max)/2. In theory
 
the bandwidth achievable is independent of the TW product with larger TW
 
products achieved by increasing the length of the delay line. If this
 
were true then the CCDTF could handle a bandwidth of w < f (max)/2 as com-
C
 
pared to w < f (max)/3N for.the DFPCC. In practice the CCDTF will be
 
limited because of the charge transfer efficiency (CTE) of the CCD.11 When
 
the CCD is used as a DELTIC, the CTE requirement is not so critical because
 
the output pulse can be reshaped. In the CCDTF, the summation is an analog
 
function which requires amplitude and phase fidelity even if the signals
 
are ostensibly binary. 12 For binary signals the CCD can use refresh tech­
niques and serially connected chips; however, simplicity is lost and, in
 
any case, the advantage in speed is not as great as indicated above.
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The main disadvantage of the CCDTF when compared to the DELTIC DFPCC
 
is lack of flexibility. Practical implementations require on-chip reali­
zation of the tap weights. One practical implementation reported
 
utilizes the charging currents to split transfer electrodes to realize
 
both positive and negative weights.4 This scheme appears particularly
 
attractive for binary level signals. Once the tap weights are set, there
 
is no simple means for changing them. The clock frequency can be changed
 
to expand or compress the filter impulse response, but this is the extent
 
of the flexibility for application. In the following, two schemes are
 
discussed which could utilize CCD's and provide programmed tap weights.
 
These systems are more properly referred to as correlators.
 
B. Parallel Mode Analog Correlators (PMAC)
 
This type of correlator operates in a sampled data mode but with a
 
continuum of signal levels; therefore, analog memories are required for
 
the input and reference signals. Typically a large number of samples are
 
required and each memory cell must be accessible in a parallel mode. This
 
requires that both memories be on the same chip, although a serial connection
 
of chips, each with segments of both memories, is feasible. Since the
 
signal memories do not require long lifetimes, the CCD delay line with
 
taps can serve this purpose. There is no effective means at this time
 
for refreshing the CCD memory with analog contents so that a recirculating
 
CCD memory is not practical for the reference. Efforts have centered on
 
utilizing memory devices with longer lifetimes that do not require constant
 
refreshing.
 
It should be noted that there is a long history of R & D efforts to
 
produce effective analog memories. Only the magnetic tape recorder and
 
its derivatives have a proven track record. These systems are bulky,
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require a considerable expenditure of energy in recording a signal segment,
 
and utilize circuit techniques which are sophisticated when compared with
 
digital circuit methods. Semiconductor devices which exhibit memory
 
effects without a constant expenditure of power include the FAMOS element1 3 ,
 
14 3
the MNOS gate , ; and ferroelectric gate field effect transistor. 1 5
 
The FAMOS element has stable characteristics. It utilizes avalanch­
ing to raise the carrier energy high enough to go over the barrier of a
 
gate oxide. The oxide is approximately 1000 A thick and well within the
 
range for which high quality oxides can be reproduceably fabricated.
 
However, a considerable amount of energy (high voltage)' is required for
 
writing into the element. This mitigates against its use as an analog
 
memory for reasons which will be apparent.
 
The MNOS memory element predates the FAMOS and recent developments
 
have improved its stability. 16 However, the device phenomena utilizes
 
tunneling through a thin oxide of approximately 100 1. It remains to be
 
proved that such oxides can be reliably produced. Furthermore, even with
 
recent improvements, the NNOS device has a time decaying memory function
 
which does not lend itself to simple writing methods. Both temperature
 
and voltage stress still effect the memory element.
 
Ferroelectric memory elements have a long history of instability
 
and have never shown great'promise.
 
All of the ibove devices when used in a PMAC should be addressable
 
for writing by a serial technique; otherwise, multiple external taps are
 
required. Such a scheme could be practically implemented using a shift
 
register for writing in digital data; however, the recording of analog
 
levels using the devices above requires pulsing the device with amplitude
 
or time width modulated pulses. This scheme does not appear to be
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practical at this time. Therefore, it is concluded that the PMAC will
 
require considerable more developmental effort before it will represent a
 
practical option as a microminiaturized signal processor.
 
C. Parallel Mode Binary Correlators (PMBC)
 
The PMBC requires memories with binary valued elements, which moves
 
it into the realm of immediate practicality for LSI. This type of system
 
is not a true digital correlator but can serve as a useful processor for
 
signals with information stored in the zero crossing, i.e., the same as
 
the DELTIC DFPCC does. Binary values are obviously the natural results
 
for semiconductor memories. Dynamic memories can be used with refresh
 
techniques to obtain essentially infinite lifetime.1 7 Therefore, charge
 
storage as well as flip-flop techniques are useful.
 
There are probably several feasible structures for the PMBC.
 
Recently such a system was described using surface charge transistors,
 
SCT, for memory and gating. 2 In the system reported, the SCT could be
 
used as an analog signal memory while the digital reference memory was a
 
shift register. Obviously CCD's could be used in a similar manner. The
 
advantage of retaining the analog character of one signal appears to be
 
dubious according to the results obtained in this work which shows only
 
a small loss in processing gain when both signals have binary levels.
 
The speed advantage for the PMBC over the DFPCC is not a factor of N
 
as indicated by analysis of an ideal model. The problem of accurate
 
analog summation manifests itself in different ways but will always limit
 
the bandwidth to less than f,(max)/2, where f (max) is the ultimate
 
sampling rate. For the CCD, the problem is charge transfer efficiency,
 
and for the SCT it is the complexity of clocking the samples into a
 
summation structure.
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While the PMBC obviously has a speed advantage with respect to the
 
DFPCC and is equally flexible, it does have a disadvantage. A larger
 
number of components per sample processed must be included on the chip.
 
Two memory functions, one gating function plus an addition per sample
 
processed are required for correlation. It would seem probable that
 
several series connected chips would be required to implement a practical
 
processor. This solution is not without some difficulty. The summing
 
action is a true analog function; therefore, chip matching or external
 
trimming will be required for series connected chips. This does not
 
appear to be a formidable problem, but it may not be trivial. Each
 
serially connected chip would be relatively complex when compared with
 
simple serial memory chips. Therefore it does not appear that pro­
duction of such chips will be a trivial matter either. Yield problems
 
could be anticipated which would increase the expense of the building
 
block chip for PMBCs.
 
D Summary
 
In summary, for angle modulated signals the DELTIC DFPCC and the
 
parallel mode binary correlator, PMBC, appear to be the most attractive
 
alternatives. When bandwidth requirements are not too high, the DFPCC
 
will be the simplest and most economical system for application. It is
 
obviously a practical system which can be realized in LSI. The PMBC will
 
have a higher frequency response capability, will be more complex, and
 
may not yet be ready for extensive LSI manufacturing. It is clear that
 
the PMBC system is practical, and it is simply a matter of resolving the
 
best memory and gating structure for LSI implementation.
 
78 
5.5 Fuither Development of the DELTIC DFPCC
 
A microminaturized version of the prototype system would be of interest
 
for demonstration purposes, In such a system the analog circuitry would be
 
realized using hybrid technology. All of the digital circuitry for the
 
correlator and part, or all, of the timing circuitry would be achieved
 
using LSI. Several MOS technologies are available for implementing the
 
system. Those discussed in the following are: (A) high threshold PMOS,
 
(B) low threshold MOS, (C) CMOS, (D) silicon-on-sapphire, and (E) CCDs.
 
A. High Threshold PMOS (HTPMOS)
 
With N = 200, the HTPMOS implementation would yield a system capable
 
of handling a bandwidth of W < 2 kHz and symbol rates of 25 Hz for a DELTIC
 
clockrate of 800 KHz. With a reduced clock rate, the bandwidth would be
 
reduced and the averaging time increased accordingly. The next phase for
 
development with HTPMOS would be LSI implementation of the DPU and the
 
DELTICs. This would require three LSI chips with two of them identical.
 
The two identical chips would make up the DELTIC unit. Figure 5.2 shows
 
the simplified logic diagram of the DELTIC unit realized by HTPMOS. This
 
circuit was designed and constructed at the MSFC monolithic facility during
 
the summer of 1974. A photomicrograph of the circuit is shown in
 
Figure 1.5. Two of these chips realize the DELTIC unit with all required
 
gates so that an input can be accepted directly from the DPU and an output
 
fed to the output BPF.
 
The third chip would realize the bPU function. The DPU design would
 
be modified to operate with a 128 bit binary counter so that the threshold
 
count of 64 could be sensed without logic gating. The PC and NAND gating
 
and output buffering could be realized on the same chip as the binary
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counter. This chip would be roughly the same size and complexity as the
 
DELTIC chips.
 
Realization of the timing circuitry by the HTLMOS process would
 
apparently be more difficuit. A second phase effort should consider the
 
use 	of hybrid technology with CMOS MSI for realization of the timing
 
circuitry.
 
B. 	Low Threshold MOS (LTMOS)
 
A gain by a factor of 5 or more in speed could be realized using
 
LTMOS. If this project were undertaken, it would probably be done using
 
an N-channel process with similar masks to those used for the HTPMOS. The
 
timing circuitry should be realized with hybrid technology and MSI chips.
 
C. 	CMQS
 
The speed with this technology would be roughly equivalent to
 
LTMOS; however, some added flexibility would be available. The circuit
 
design and masks would of course be different than for LTMOS. All of the
 
digital circuitry could be implemented in LSI. There would be two
 
additional chips for timing circuitry. For convenient implementation,
 
the timing circuitry would be redesigned with either two crystal oscil­
lators or perhaps some analog mixing of the clock and clock derived
 
frequencies.
 
D. 	Silicon-on-Sapphire
 
Using this technology a large increase in speed is possible; however,
 
the circuit design problems would be much more subtle. Using CMOS
 
structures the entire digital portion could again be implemented in LSI.
 
It seems likely that analog buffers would be required for connecting the
 
chips. Operation at the ultimate frequencies with this technology would
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als9 	require a redesign of the analog circuitry with particular attention
 
gyen to the clippers.
 
E. 	CCD's
 
An implementation with CCD's would give performance capabilities in
 
the range available with LTMOS and CMOS with ultimate performance in the
 
range achievable with SOS. The main emphasis with CCD's, however, would
 
be on circuit density.
 
A first phase effort with CCD's would be the realization of a DELTIC.
 
Conceivably this could be either one or two 
chips. There is no reason to
 
believe that the 200 bit DELTIC unit cannot be realized on one chip.
 
An implementation of the DPU using CCD's would be realized in a
 
different manner than for the prototype. Using CCD's if would be simpler
 
to realize the finite time integrator than to use the charge-coupled
 
structure for a counter implementation. For the ultimate performance in
 
speed the CCD finite time integrator would pose some problems; however,
 
for moderate speeds it should be satisfactory..
 
The finite time integrator can be implemented without taps in the
 
usual sense. Since all tap weights are equal, the charging current in
 
one of the phase lines can be used for summing the delay line contents.
 
However, using this technique, the DPU output would have to be fed to an
 
analog circuit which couples the DPU and DELTIC units.
 
Ultimately, the DPU and DELTIC unit could be realized as 
one CCD
 
chip. The DPU output would probably have to come off the chip to 
an
 
analog circuit and then back to the DELTIC on chip. 
 This scheme would
 
result in an extremely compact signal processor. Timing circuitry could
 
be realized with one or perhaps two LSI CMOS chips. 
 By taking full
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advantage of CMOS circuit capabilities, much of the analog circuitry now
 
realized with bipolar IC's could be eliminated or made more compact.
 
5.6 	Recommendations
 
The CCD technology appears to be the most promising method for
 
fabricating dense signal processing circuits. Construction of a CCD
 
DELTIC would be a first step toward realization of a DELTIC DFPCC. Since
 
the DELTIC requires at least one tap plus some gating, the experience
 
obtained in design and construction would be useful for later work in
 
applications of CCD's to parallel processors, memories, etc. A surface
 
channel CCD would allow DELTIC operation at clock frequencies up to
 
approximately 10 MHz. With N = 100 signals with bandwidths-up to
 
approximately 5 KHz could be handled. Data rates of 100 Hz or more could
 
be accommodated. A state of the art system with this capability would
 
have applications in several area such as:
 
A. 	Instrumentation
 
Low speed systems transmitting binary data with up-chirp and down­
chirp linear FM. Two reference memories would be required for detecting
 
both ones and zeros.
 
B. 	M-ary Communications Link.
 
An M-ary system would have a greater information rate and would
 
require M reference memories, one for each symbol to be detected. For
 
orthogonal signals with equal bandwidth and time duration, only one input
 
filter and signal DELTIC would be required. Such a system would be
 
applicable in a secure communications link.
 
C. Data Scanner
 
This application would probably require operation of the system as
 
a true FCC which is a simple modification. The correlator would be used
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to search for coarse features in large blocks of data, such as from a
 
video scene, and to control buffer memories from which data of interest
 
would be transferred to other processors for more detailed processing.
 
Such a system may also be of use for scanning physiological signals with
 
frequency modulated'characteristics.
 
D. Ranging Systems
 
The DELTIC DFPCC would be particularly applicable to the detection
 
of return signals for eith@r sonic or ultra-sonic systems. In most
 
applications banks of output filters would be required for recovering
 
doppler information.
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APPENDIX A
 
ANALOG IMPLEMENTATION
 
This appendix contains the circuit diagrams for the analog
 
circuitry:
 
Al. Power supplies.
 
A2. Input filters IFl and IF2.
 
A3. Input filter IF3.
 
A4. Input summer and clipper.
 
A5. Digital to analog output buffer.
 
A6. Output filter OFl
 
A7. Output filter OF2
 
A8. Detector and lowpass filter.
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Figure Al. 	Power Supplies for Breadboard. Regulators are
 
Mounted on Board with unit to be supplied.
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Figure A2 Circuit Diagram for Input Filters IFI
 
and IF2. 
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Capacitance in microfarods.
 
Opamps are 741 type.
 
1K required for stability when input is open-circuited.
 
Figure A3 	Circuit Diagram for Input Filter IF3. 
Butterworth response, f = 2573 Hz, BW = 500 Hz. 
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Figure A4 Circuit Diagram for Input Summer and Clipper. 
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Figure A5 Buffer between CMOS Exclusive- OR Gate and
 
Output Bandass Filters.
 
92 
42.1 
fo,= 1891.6 
169 Q
= 21.55 
42.1 .0[ 	 61 08LM 7141 BW = 87.78 
INPUT .01 + 2.2 
-A=_1.77 
39.7 
foe 2004.4
= lO1 379-- xy 	 Q2 22.83 
L741 BW= 87.8
39.758 
.01 + +OUTPUT 	 TO 
- A=-1.78 ENVELOPE 
DETECTOR
 
Resistance in Kilohms. 
Capacitance in Microfaradt. 
Figure A6 	 Circuit Diagram for autput Bandpass Filter OF1. 
Two-pole, 0.3 dB ripple Chebyshev, 
f0 = 1948 Hz, BW = 100 Hz. 
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Figure A7 	 Circuit Diagram for Output Bandpass Filter OF2.
 
See Table 3.5 for Characteristics.
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Figure A8 	 Circuit Diagram for Average Detector Using
 
Precision Rectifier and Low Pass Filter.
 
4-pole chebyshev, 0.5 db ripple with
 
BW = 500 Hz.
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APPENDIX B
 
DIGITAL IMPLEMENTATION
 
This appena.c conrains rne aecaiiea logic qiagrams for all 
of the digi4l ctrcuitry used in the DELTIC DFPCC. Logic com­
ponents are RCA QQ$/MQ5 4000 series IC's and part numbers are 
given. Timing waveforms for the timing units are also given.
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Figure B1 	System Master Digital Clock
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Figure B7 	Timing Waveforms for LO with Frequency Fx2
 
Implemented with: 2008 Frequency Divider.
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APPENDIX C
 
STEPWISE LINEAR FM SWEEP GENERATOR
 
This appendix contains logic and circuit diagrams for the
 
test generator which was designed and constructed for this project.
 
The generator consists of a programmable frequency divider,
 
which receives a 1.22193 MHz signal from the fundamental timing
 
unit, and an output bandpass filter.
 
Digital Parts
 
PDCl-PDC4 CD3018A
 
BRCI CD4024A
 
FFI-FF1 1/2 CD4013A
 
G1-G2 1/4 CD4011A
 
G3-G5 1/3 CD4023A
 
G6-G8 1/4 CD4001A
 
G9-G0 1/4 CD4011A 
Analog Op-Amps - LM741 equivalent.
 
*SINE 
BRCO CK PDC4 
S102 030405 
D 
q'~ 
EL 
D 
."0 1.0".1 
26 BRCI CK 
20 
KFFG2 , F3 TO A 
Figure C1 
D R 05 
Signal Generator-Digital4ect2on. 
0 
110.' 
G5C 
SECTION 
107
 
INPUT 220 
FROM LM741 
DIGITAL BUFFER 
SECTION 158 
3. ] 36 3.36 
= 6 033 LM741, 	 fo 2.87KHZ 
BW =801 HZ 
1.0 
30.3 f 2 - 2.17KHZ 
3.12	 2 354 
3.12 BW= 612HZ 
47 LM74.1 
+LM43.12 .047 
143 	 GENERATOR
.047 .56 
.32 132OUTPUT 
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followed by Butterworth Band Pass Filter
 
with BW = lkHz.
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